APPLICATION FOR UNITED STATES LETTERS PATENT

FOR

ADHESION LAYER FOR A POLYMER MEMORY DEVICE AND METHOD THEREFOR

Inventor(s): Mac Apodaca

Jong-Won S. Lee Kuo-Wei Chang

Prepared by: Kenneth M. Seddon, Senior Patent Attorney

intel®

Intel Corporation 5000 W. Chandler Blvd., CH6-404 Chandler, AZ 85226-3699

Phone: (480) 554-9732 Facsimile: (480) 554-7738

"Express Mail" label number <u>EL414998344US</u>

ADHESION LAYER FOR A POLYMER MEMORY DEVICE AND METHOD THEREFOR

BACKGROUND

5

Phase change memory devices use phase change materials, i.e., materials that can be electrically switched between a generally amorphous and a generally crystalline state, for electronic memory application. One type of memory element utilizes a phase change material that can be, in one application, electrically switched between a structural state of generally amorphous and generally crystalline local order or between different detectable states of local order across the entire spectrum between completely amorphous and completely crystalline states.

Typical materials suitable for such application include those utilizing various chalcogenide elements. These electrical memory devices typically do not use field effect transistor devices, but comprise, in the electrical context, a monolithic body of thin film chalcogenide material. The state change materials are also truly non-volatile in that, when set in either a crystalline, semi-crystalline, amorphous, or semi-amorphous state representing a resistance value, that value is retained until reset as that value represents a physical state of the material (e.g., crystalline or amorphous).

20

A phase-change memory device may comprise an opening in a dielectric material that is filled with a phase-change material such as a chalcogenide material. However, typical dielectric materials and chalcogenide materials do not chemically

5

bond well together. As a result, the layer of phase-change material may peel during subsequent manufacturing of the phase-change device, which in turn, may affect the yield or reliability of the device.

Thus, there is a continuing need for better ways to manufacture phasechange memory devices.

BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of operation, together with objects, features, and advantages thereof, may best be understood by reference to the following detailed description when read with the accompanying drawings in which:

- FIG. 1 is a cross section representation of a device in accordance with an embodiment of the present invention; and
- FIG. 2 is a cross section representation of a device in accordance with an alternative embodiment of the present invention.

It will be appreciated that for simplicity and clarity of illustration, elements illustrated in the figures have not necessarily been drawn to scale. For example, the dimensions of some of the elements are exaggerated relative to other elements for clarity. Further, where considered appropriate, reference numerals have been repeated among the figures to indicate corresponding or analogous elements.

5

DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the present invention.

Turning to FIG. 1, an embodiment 100 in accordance with the present invention is described. Embodiment 100 may comprise a memory cell 50 that may comprise phase-change material. Simply stated, memory cell 50 may include a layer of phase-change material 10 positioned between two electrodes. Although the scope of the present invention is not limited in this respect, one electrode may comprise a metal layer 20 while the other electrode is provided with a doped conductive region 30 formed in a semiconductor substrate 35.

However, it should be understood that the scope of the present invention is not limited by the particular arrangement or structure of memory cell 50. In alternative embodiments, memory cell 50 may be arranged differently and include additional layers and structures. For example, it may be desirable to form sidewall spacers, barrier metal layers, resistive elements, etc. It should be understood that the absence of these elements is not a limitation of the scope of the present invention. FIG. 1 has been simplified to illustrate how an adhesion or interfacial layer 60 may be used between a

5

dielectric layer 40 and a layer of phase-change material 10. The other elements of memory cell 50 have been removed so as not to obscure the understanding of the invention.

The structure shown in FIG. 1 may be fashioned by forming dielectric layer 40 on the surface of a semiconductor substrate 35. Although the scope of the present invention is not limited in this respect, dielectric layer 40 may be formed from a variety of materials such as, for example, silicon dioxide, silicon nitride, or other material. Dielectric layer 40 may be used to provide electrical and/or thermal isolation for memory cell 50. The thickness and the technique used to formed dielectric layer 40 may be selected depending on the desired characteristics of memory cell 50. In this particular embodiment, dielectric layer 40 may be a layer of silicon dioxide that is about 10 Å-5000 Å that may be thermal grown on semiconductor substrate 35.

Thereafter, adhesion or interfacial layer 60 may be formed on dielectric layer 40. In this particular embodiment, interfacial layer 60 may be a layer of polycrystalline or amorphous silicon. For example, interfacial layer may be formed with a chemical vapor deposition (CVD) process involving silane, however, the scope of the present invention is not limited by the particular process used to form interfacial layer 60. Interfacial layer may have a thickness ranging from about 5 Å-5000 Å, although the scope of the present invention is not limited in this respect. It should also be understood that alternative processes may be used to form interfacial layer 60.

Although the scope of the present invention is not limited in this respect,

5

interfacial layer 60 may be deposited at a reaction temperature ranging from about 480°C to 650°C. As a result, interfacial layer 60 may be amorphous, polycrystalline, or any combination thereof. In this particular embodiment, interfacial layer 60 may consist essentially of silicon atoms. By using a CVD reaction, interfacial layer will include at least forty to nearly one-hundred percent of silicon atoms by weight. However, in alternative embodiments, interfacial layer 60 may include other elements or compounds. These elements may either be inert or be added to further enhance the chemical and/or electrical bonding between interfacial layer 60 and dielectric layer 40. In yet other embodiments, additional layers may be formed between interfacial layer 60 and dielectric layer 40 to transition the materials or to further promote adhesion.

After the formation of interfacial layer 60, an opening may be formed through interfacial layer 60 and dielectric layer 40. For example, although the scope of the present invention is not limited in this respect, a photolithographic pattern and a reactive ion etch process may be used to expose a portion of semiconductor substrate 35. A doped region 30 may then be formed in semiconductor substrate 35 to serve as a lower electrode, although the scope of the present invention is not limited by the existence or technique used to formed doped region 30.

Thereafter, a layer of a phase-change material 10 may be formed overlying interfacial layer 60. Examples of phase change memory material include, but are not limited to, chalcogenide element(s) compositions of the class of tellerium-germanium-antimony (Te_xGe_ySb_z) material or GeSbTe alloys, although the scope of

5

the present invention is not limited to just these. Alternatively, another phase-change material may be used whose electrical properties (e.g. resistance, capacitance, etc.) may be changed through the application of energy such as, for example, light, heat, or electrical current. In this particular embodiment, chalcogenide layer 10 may have a thickness ranging from about 300 to 600Å.

The use of an adhesion or interfacial layer 60 between an underlying insulation layer (e.g. dielectric layer 40) and a layer of phase-change material (e.g. layer 10) may improve the adhesion characteristics of chalcogenide layer 10 to underlying structures. Interfacial layer 60 may have improved electrical and/or chemical bonding to dielectric layer 40 and chalcogenide layer 10 compared to forming a chalcogenide layer directly on a layer of dielectric material.

Again, it should be understood that the scope of the present invention is not limited to the structure shown in FIG. 1 or the manufacturing techniques described above. In alternative embodiments, additional layers or processing may be performed as part of the formation of memory cell 50. For example, additional etching (wet or dry) may be performed prior to the formation of interfacial layer 40 or chalcogenide layer 10. In addition, other layer(s) may be formed between dielectric layer 40 and interfacial layer 60, or between interfacial layer 60 and the layer of phase-change material.

Turning to FIG. 2, an alternative embodiment of the present invention is provided. To further increase the adhesion of chalcogenide layer 10 to underlying structures, it may be desirable to form an adhesion layer 65 with a material that results in a rough upper surface. For example, although the scope of the present

5

invention is not limited in this respect, and adhesion layer using hemispheric grain (HSG) polysilicon, rough silicon, or rugged silicon may be used. Adhesion layer 65 may be formed so as to have three-dimensional grains that extend in both the plane of the film and that extend outward above the surface. Adhesion layer 65 may be formed so that its resulting surface comprised bumps having an average height of at least 30 Angstroms (Indicated in FIG. 2 with a bracket 66).

By having a rough surface, the overall surface area of adhesion layer 65 will be greater than the surface area than the underlying portion of dielectric layer 40. Described another way, if a the surface of dielectric layer 40 is allowed to define a plane, then a shape, such as a square, may be drawn arbitrarily drawn on the surface of dielectric layer. The shape may then define a surface area of the dielectric layer. With a roughened surface, the surface area of adhesion layer 65 corresponding to and over the shape will be greater to the grains that extend upward. The three-dimensional, rough surface of adhesion layer 65 may increase the overall electrical and/or chemical bonding of chalcogenide layer 40 to adhesion layer 65.

In this particular embodiment, adhesion layer 65 may be formed with hemispheric grain polysilicon. An HSG process may involve depositing amorphous silicon thin films on dielectric layer 40 using a low pressure chemical vapor deposition (LPCVD) furnace near one Torr with a temperature between about 510°C and 600 °C in a silane atmosphere. Any native oxide is removed, for example using a hydrofluoric acid (HF) dip.

The hemispheric grains are then grown in an ultra-high vacuum chemical EL414998344US KMS/mwb

vapor deposition (UHVCVD) chamber while irradiating for 60 seconds. A gas such as disilane gas at 10 s.c.c.m. is introduced. The chamber is heated to 200°C-300°C and the flow of gas is terminated after about 60 seconds. The gas pressure may be maintained at 10⁻⁸ Torr. The chamber is heated to 600°C with a total treatment time is at least 300 seconds. Although it should be understood that the scope of the present invention is not limited to this particular manufacturing process. In alternative embodiments, the deposition process may be altered so that the grains of adhesion layer 65 may range from about 10 Å to over 500 Å. Due to the three-dimensional nature of adhesion layer 65, the adhesion between adhesion layer 65 and the overlying layer of phase-change material may be improved.

While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes, and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.